## 中華民國專利公報(19)(12)

[11]公告編號:162395

〔44〕中華民國80年(1991)07月01日

(51) Int - C | 5 : G11C1/03

(54)名

稱:含有一业列與串列輸入與輸出之積體記憶電路

[21]申 請 案 號:78110052

(22)申滕日期:中華民國78年(1989)12月27日

(72)登明人:

養度卡斯・阿契安斯・瑪利・拉摩特斯

理査・査理士・福斯

参羅夫・耐蚤・威廉・沙特斯

荷蘭 加拿大 荷蘭

(71)申 請 人: 飛利浦電泡廠

荷蘭

5.

10.

(74)代 理 人:陳及文 先生

1

#### [57]申請專利範圍:

- 1. 一種積疑記憶電路,包括一矩陣,其中每 機均包括其本身之感測放大電路,用以在 各感測放大電路輸出上形成可呈現於外之 輸出信號,。 取電路之特點網每一感測放大 電路均有門鎖功能,且實有選擇裝置用以 選擇若干個感測放大電路,每個均構成各 對感測放大電路之一部分,同時亦置有 發量,直接以相關對中另一感測放大 電路之資訊取代談相關對中一個感測放大 電路之資訊,而此一感測放大電路之資訊 即被銷穀。
- 2. 根據申請專利範圍第 1 項之積體配億電路 ,其中在一對中之兩個感測放大電路直接 相鄰,其中一個感測放大電路之增益高於 或等於在控制付號影響下另一感測放大電路之增益。 路之增益。
- 3. 根據申請專利範圍第2項之積體記憶電路 ,其中各感測放大電路均有組合之輸入與 輸出。
- 4. 根據申請專利範圍第3项之積體記憶電路 ,其中一欄中每一感測放大電路之輸入均 經由適於接收兩個不同控制個號之個別可

2

交換量接元件,連接至相關機中之位元線 -

- 5. 根據申請導利範國第3項之積體記憶電路 ,其中每一可交換串列元件均包括一n型 電晶體。
  - 6. 根據申請專利範圍第4項之積值記憶電路 ,其中每一可交換基接元件均包括並聯之 P型電品競與n型電品號。
- 7. 根據申請專利範圍第 5 項之積極記憶電路 ,其中從一奇數欄至一欄號增加之偶數欄 各 n 型電晶體之控制電極均適於接收第一 控制舊號及自一偶數欄至一體號增加之奇 數欄之第二控制信號。
- 8. 根據申請專利範圍第 6 項之積鹽配憶電路 ,其中每一可交換是接元件中P型電品體之 控制電極均適於接收一讀取信號,奇數與 偶數欄中每一可交換是接元件內 n 型電品 體之控制電極均分別適於接收第一與第二 書寫信號。
- 20. 9.根據申請專利範密第7項之積體記憶電路 ,其中各奇數與偶數欄中之感測放大電路 均適於分別接收第一與第二控制值號或第

號 91116270

162395

中胡	日柳	<b>14</b> 12 23
常	就	78110052
糊	क्रो	9116/03

		發明 專 利 説 明 書
一、 <del>分</del> 明名稱 制作	中女	含有一並另與年別個人與象別之類機能做業務
	英 文	DITEGRATED MEMORY CLECUIT COMPRISING A PARALLEL AND SERIAL INPUT AND OUTPUT
二、發明人	往名	L 製度 中 新 ・ 阿 朝 安 新 ・ 等 制 ・ 拉準 報 新 JEDOCUS ACHIANUS MARIA LAMMERTS 2 過 至 ・ 主 注 士 ・ 製 新 RICHARD CHARLES FOSS
	雅 士 (敬称)	ユ条集火・海曼・成集・沙勢集 ROBLOF HERMAN WILLEST SALTERS L.3.存機
		2. 英篇
	住、居所	上有需量特殊多容格器內勒查第 1 號 2.加拿大森場 指市銀本省版 13285 與飲穀粮
三、中折人	<i>t</i> t. 2	存棄商景和被電池廠
	(名稱)	n. y. Philips' gloeilampenfabrieren
	新 女 (四格)	有额
	住、居所 (事務所)	<b>海海是特得亦作华政内</b> 俗族路 1 號
1	代表人 社 名	支車・会技・業事 FWAN M ILLAR LERNER

16.3395

A8 B6

五、任明從明(1)

本發明係關於一種積鹽 記憶電路,包括一矩陣,其中之每欄包括其本身之感測放大器電路用以形成各感測放大器電路輸出上可呈現於外之輸出個號。

美國第 3.930,239 號事利規格中雷揭露此種電路。

該專利規格中說明一後發體記憶電路,其中附加轉換記 發器之使用能使對記憶體中之資料作快速之串列寫讀。此 種記憶體之缺點爲該額外之轉換記發器使得晶片須有較大 之表面面積。

本發明目的之一即在提供一種積體記憶電路,其中之賢料可按照選擇以串列或並列方式快速寫入或聽出記憶體。但却不需要額外之轉換配發器,使積體配鐵電路之晶片表面面積仍能保持很小。

超游却中央操進局印製

A6 B6

五、發明說明(2)

之指令)。

本發明之積體記憶電路提供一項優點。即所需之感測放大電路及額外之交換元件可用做轉換記發器而使感源放大器有雙重功能。額外之交換裝置元件較之前逃轉換記發器所需之晶片表面面積爲小而使整個積體記憶電路之面積較小。

本發明我體記憶電路一項質例之物點爲一對中之兩個感測放大電路超報的一個實際,在一經制信號影響下,其中一個感測放大電路之增益較另外一個著爲高或相等。自口機移至工一欄至口機至口機之資訊方向全觀相關中感測放大電路之各增益而定。具有較高增益之機中之方向。因一對中兩個感測放大電路直接相鄰,兩電路隨連接所需之晶片表面面積甚小。

本發明積體記憶電路一項較佳質例之特點爲感激放大電路包括組合之輸入與輸出。因此可有一樣準之正反器結構,在一欄中之正反器爲主,而相鄰欄中者爲附。不使用額外交換裝置即能以串列方式將餐訊寫入記憶格中及自其中證出。

本發明亦開於一種積體電路,包括一處理器、一資料循流排及一記憶電路,處理器經由資料循流排準接至記憶電路之輸入與輸出。因此,處理器之任何程式作業(假如字電為32位元之指令)僅須一個積體電路之連接桿(並列程式者須有32個連接桿)而使得積騰戰路體積更小。

应该都中央裸华局印发

.46 36

#### 五、贫明挺明(3)

現 藉附 圖 對本 發 明 詳 加 說 明 :

圆1爲本發明之記憶電路。

國 2 為圖 1 記憶電路較佳貨例 --- 部份之詳細顯示。

· 圖 3 爲 圖 1 記 憶 電 路 較 佳 實 例 另 -- 部 分 之 詳 細 顯 示 。

圖 1 所示為本發明記憶電路之一部分, 該配憶電路包括:

一一記憶格矩陣 Min, 排成 m 排與 n 欄 · m 與 n 分別為排與欄之數目,在 j 欄中之記缴格 Min, (此處 j 為偶數)經由兩個位元錄(BIT,及BIT,)互接 · i 排中之全部記憶格接收一排選擇信號 WL,。

一每一」欄中有一感測放大電路 A,經由放大控制線SA 接收一共用控制個號·奇數與偶數欄中之感測放大電路亦分別經由第一選擇線 FODD 與第二選擇線 FEVEN接收控制 信號。

一交換元件L與R可連接二相鄰之j與j+1欄、資料線D,至D,+1及D,至D,+1,L,與R,元件將j欄連接至相接之j+1欄(藉著對第二選擇線FEVEN供以控聯個號),元件L,-1及R,-1藉第一選擇線FODD上之控制偶號將奇數欄j-1連接至偶數欄j。

短濟部中央操準局印製

A6 B6

五、公明说明(4)

後文中必須爲選輯低或邏輯高之個號將分別順稱爲低或高。

國 1 所示記憶電路一部分之作來將由將資訊為人或賴出記憶格 M.,,加以說明。

爲求自一排配憶格Mi,ji腹出資訊·下逃之控制假號具有下述之選輯位準:

字線WL,上之控制信號變爲「高」而使「排中之全部記憶格M,,被選・結果在全部位元線BIT及BIT上均出現選輯信號。隨後證取控制線READ上之控制信號即變爲「低」而使1,2,…,j,…,n,A欄中之聲接元件SL」」,SR」」,SR」」,SR」」,等分別將位元線BIT,及BIT,連接至感測放大電路A,及資料線D,與D,。當隨後之「高」控制信號出現於放大控制線SA上時,每一感測放大電路A,即類取位元線BIT,及BIT,及資料線D,與D,上出現之資訊而將此等信號放大暫時保留起來。

每一感测放大電路 A,及 资料 線 D,與 D,輸出上之资訊隨後可被並列轉移至其他在圖中未示出之電路。例如至晶片上微處理器。

经济如中央排埠局印发

埬

162395

A6 B6

五、登明提明(5)

料線Dini與Dini連接至j欄中之資料線Di與Din交換 元件 L<sub>1</sub>與 R<sub>1</sub>分別將 j 欄中之資料線 D<sub>1</sub>與 D<sub>5</sub>連接至 l + l 欄 中之 贅 料 線 D , + 1 與 D , + 1 。 當 交 換 元 件 L , - 1 及 R , - 1 以及 L<sub>1+1</sub> 與 R<sub>1+1</sub> 等被線 FODD 上之「高」選擇 信號所 選 , 而 交 換 元 件 L , + : 與 R , + : ( 未 示 出 ) 因 爲 綠 FEVEN 上之倡號爲「低」而被選擇的,資訊即可由了一工欄流至 j 欄 或 反 之 由 j 欄 流 至 j − 1 欄 。 向 様 地 ・ 贅 訊 可 由 J + 1 欄流至;十2欄貮反之由;十2欄流至;十1欄。 到 了 十 1 欄 或 反 之 從 う 欄 到 う 一 丿 欄 之 賚 訊 轉 移 方 向 視 相 關 i 一 l 丶 i 丶 i + 1 、 i + 2 欄 中 感 測 放 大 電 路 之 增 益 而 定 。 放 大 控 間 線 SA上 之 控 制 僧 號 在 串 列 轉 移 時 爲 「 髙 」 • 使得自相鄰感測電路接收資訊之感測放大電路取得此一 贅 訊 並 將 之 保 留 。 贅 訊 之 轉 移 係 由 具 有 較 高 堵 益 憋 測 放 大 電 路 之 欄 亜 具 有 較 低 増 盆 感 붽 放 大 電 路 之 欄 ・ 後 著 欄 中 之 賽 訊 會 因 原 存 賽 訊 被 來 自 增 益 較 高 欄 中 之 新 養 訊 取 代 而 消 失。

感測放大電路增益間所需之鑑別亦係整選擇線 FODD 及FEVEN 上之信號而完成。在選擇信號出現於線 FODD 上而線 FEVEN 上並無選擇個號時,感測放大電路 A,-, 之增益 高於感測放大電路 A 之增益。因圖 1 中之感測放大電路 A,-, 、 A,+, 等及交換元件 L,-, 與 R,-, 及 L,+, 與 R,+, 等均係經由線 FODD 接收控制信號,而感測放大電路 A,+, 等及交換元件 L, 與 R, 及 L,+, 與 R,+, 等均經由線 FEVEN 接收控制信號,資訊則從 j 棚移轉至 j+, 棚。當感

經濟部中央標準局印象

絑

162395

A6 B6

五、發明說明(6)

測放大電路A,與A,一,之驅動倒反(分別以經由線 FEVEN 與 FODD 之驅動取代經由線 FODD 與 FEVEN 之驅動)而交 換元件 L,與 R,保持不變,或交換元件 L,、 R,以及 L,一 、 R,一,之驅動倒反而感測放大電路A,之驅動保持不變時, 後者之資訊轉移方向亦倒反而資訊是由」 棚轉移至 了一 」 欄。但若增加簡單之雙工電路及對之加上一控制價號會使 資訊之轉移如所需地從」欄到 了十 上欄或從了欄到了一 1 欄。附加之控制價號使變工電路將感測放大電路 A,、A,+, 等連接至線 FODD 或線 FEVEN,而將感測放大電路 A,、A,+, 與 A,+, 連至線 FEVEN 或線 FODD 。 在前者情形下,資訊 由右向左轉移,後者之情形則由左至右。 為簡明計,後文 中線上之價號將以相關線之符號表示之。

欲將資訊申列轉移至積體記憶電路內之電路(未示出),控制個號 FODD與FEVEN在時間觀點上之位準如下:控制個號SA為「高」,控制個號 FODD為「高」而控制個號FEVEN為「低」,使得資訊轉移為自」一1欄至j欄及自 j + 1 欄至j + 2 欄等。因此,控制網號 FODD 變爲「低」而控制個號 FEVEN變爲「高」,使得資訊轉移係從」欄至 j + 1 欄及 j + 2 欄至 j + 3 欄等。控制網號 FODD再變爲「高」而控制個號 FEVEN再變爲「低」,使得資料轉移發生於下一欄中等。控制偶號 FODD與 FEVEN 交互變爲「高」與「低」,直至全部所需資訊轉移至預體記憶電路之電路中(未示出)爲止。上述之控制個號 FODD與FEVEN之順序確使記憶體資訊(奇數欄 j - 1、 j + 1等)經由

經濟部中央操學局印裝

請先問該外面之注意事項再提写本頁

162395

A6 B6

五、经明说明(7)

記憶電路之最後 n 欄而出現於被徵記憶電路之電路中(未示出)。使用上述控制信號 FODD 與 FEVEN 之順序 ·FODD 與 FEVEN 之 阿 的 · FODD 與 FEVEN 之 啓 始值在感 溯 放 大 電 路 A , 全 部 組 合 輸 入 與 輸 出 上 均 有 記 馆 資 訊 後 , 分 別 爲 「 低 」 與 「 高 」 · 資 訊 即 由 偶 數 欄 」 、 」 + 2 等 呈 現 至 積 體 記 憶 電 路 中 之 電 路 ( 未 示 出 )。 因 而 配 憶 格 M · , , 全 排 之 串 列 體 取 應 分 兩 個 少 驟 · 即 串 列 體 取 奇 數 欄 」 、 」 + 2 等 · 或 先 讀 偶 數 欄 再 酸 奇 數 欄 。

記憶格:排中資訊之書寫亦可以上述護取之兩個方式完 成·亦即並列與申列。在資料線 D」與 D, 上資訊之並列星 現時,賽訊是在有「高」控制信號SA時被攝取及保留。因 此,在出現「高」信號 WRODD、 WREVEN 及 WLi 時,實訊 是 被 存 入 讠 排 之 記 憶 格 M、」內 。 另 外 亦 可 籍 概 合 至 實 料 縣 D; -, 、 D; -, 與 D, 、 D, 及 D; +, 與 D; +, 等 而 不 藉 感 測 放 大電路 A<sub>1-1</sub> 、 A<sub>1</sub> 、 A<sub>1+1</sub> 等將賣訊存入配憶格 Mi;中。 在本例中記憶格排中費訊之串列 寫如下:將資訊呈現至 ,因而控制信號 FODD 變爲「高」而控制信號 FEVEN 則保 持「低」。因此,相鄰第二欄內之感測放大電路A,即攝取 此一資訊,因而控制倡號 FEVEN 變爲「髙」而 FODD 變爲 「低」,使得此一資訊被第三欄中之感測放大電路所擴取 ,因而新资訊呈瑰至第一記憶欄之發料級 D,與 D。,隨後 控制信號(FODD)獎爲「高」而FEVEN(模爲「低」。如此・. 資 訊 即 以 串 列 方 式 從 j 欄 轉 移 至 j ~ L 欄 。 如 前 文 對 記 馄

经济部中央操革局印象

\*

A6 B6

五、公明说明(8)

格申列讓取之說明,資訊格排中資訊之申列書寫亦必須於兩步驟內完成。第一步中寫出發生於記憶格第;排奇數欄內,而第二步時則發生於偶數欄內,反之亦然。使用控制信號 WRODD 與 WREVEN驅動學接元件 SL 與 SR ,分別在第一與第二步驟中被轉移至感測放大戰路之資訊可分別為入奇數與偶數欄之記憶格內,或偶數與奇數欄內。

圖 2 爲圖 1 所 示 記 憶 電 路 一 部 分 較 佳 實 例 之 詳 細 說 明 • 亦即交換元件 L」-1 與 R;-、及 L, 與 R, 等以及感測放大電 等之 較 佳 實 例 。 交 換 元 件 Lı-ı  $\mathbf{B} \mathbf{A}_{1-1} \mathbf{A}_{1} \mathbf{A}_{1+1}$ 等每個均包括 n 型電晶體 N5 與 N6 ,每 R<sub>1</sub>-1 及 L<sub>1</sub> 與 R<sub>1</sub> 一 感 測 放 大 電 路 A 均 包 括 四 個 n 型 電 晶 體 N l 、 N 2 、 N 3 及P型電晶體 P1 與 P2。電晶體 N1 與 N2 之源極互 接且連接至電晶體 N3 與 N4 之吸極。電晶體 N1 與 P1 及 N2 與 P2 之吸極互接且分別運至電晶體 N2 與 P2 及 N1 與 之關極以及資料線D與D。電晶體Pi、P2及N3、 PΊ 之源低分別網合至電源供應接頭 V2 、 V1 。電晶體 N4 N3 及 N4 ( j 欄中者 ) 之間分別接收控制信號 SA 及 FEVEN •

圖 2 所示電路之作業如下:若爲「高」控網信號 FEVEN,「低」控制信號 FODD 及「高」控制信號SA時,電晶體N3 與 N4 均打開,較大之電流流至鄉一電源供應接頭V1。因此,感測放大電路A,之增益超過僅被控制信號SA而未被控制信號 FODD 所驅動之感測放大電路A,+: 之增益,即會如前遠圖 1 電路之作菜,資訊係肖 3 機轉移至相鄰之

经济部中央标单局印发

A6 BS

五、贫明説明(9)

j + 1 棚。

圖 3 爲圖 1 所示整接元件 SL,與 SR,及 SL;+1 與 SR;+1,等較佳質例之詳細說明。整接元件 SL 與 SR 分別包括並聯之 n 型電晶體 N7 與 N8 及 P 型電晶體 P3 與 P4 。 偶數( 2 、 4 、 6 … )記憶欄及奇數( 1 、 3 、 5 … )記憶欄內電晶體 N7 與 N8 之間分別耦合至控制低號 WREVEN及 WRODD。每一記憶欄內學接元件 SL 與 SR 中戰晶體 P3 與 P4 之間被控制信號 READ 所控制。

经济部中央操译局印制

Aā Bā

四、中文公明捐典(公明之名称:含有一並列與車列輸入與輸出之積體記憶電路;

一種預體記憶電路·其中之記憶格係安排成排與欄。 每欄包括一單獨之感測放大器。經由附加之電晶體,記憶 欄可與鄰接之記憶欄相耦合·在偶數與奇數欄中感測放大 器之增益可加以稠整。因此·簽訊能依序自一欄轉至另一 棚,使得簽訊不但以並列方式且可以串列方式寫入與讀出

英文录明摘要(录明之名称: INTEGRATED MEMORY CIRCUIT COMPRISING A FARALLEL AND SERIAL INPUT AND OUTPUT

arranged in rows and columns, each column comprising a separate sense amplifier. Via additional transistors the memory columns can be coupled to neighbouring memory columns and the gain of the sense amplifiers in the even and the odd columns is adjustable. Consequently, information can also be serially shifted from one column to another, so that the information can be written and read not only in parallel but also serially.

经济部中央操斗局印发

附註:本案已向 荷蘭 囟:比區,中尚專利、申请日朔:1988. 8. 29. 素疏: 8802125

清光問請將面之法憲事項再鎮寫本質

**1** 

煤.....

162395

A7 B7 C7 D7

#### 六、申請專利範圍

- 1. 一種稜體記憶電路,包括一矩陣,其中部棚均包括其本身之感測放大電路,用以在各感測放大電路輸出上形成可呈現於外之輸出信號,該電路之特點為每一感測放大電路均有門鎖功能,且置有選擇裝置用以選擇若干個感測放大電路,每個均構成各對感測放大電路之一部分,同時亦置有轉移裝置,直接以相關對中另一感測放大電路之資訊取代該相關對中一個感測放大電路之資訊,而此一感測放大電路之資訊即被銷毀。
- 2. 根據申請專利範圍第1項之積體記憶電路,其中在一對中之兩個感測放大電路直接相鄰,其中一個感測放大電路之增益高於或等於在控制信號影響下另一感測放大電路之增益。
- 3. 根據申請專利範圍第2項之積體配懷電路,其中各感測 放大電路均有組合之輸入與輸出。
- 4. 根據申請專利範國第 3 項之積體記憶電路 · 其中一欄中每一感測放大電路之輸入均經由遙於接收兩個不同控制個號之個別可交換量接元件 · 連接至相關欄中之位元線。
- 5. 根據申請專利範圍第 3 項之積體記憶電路,其中每一可交換串列元件均包括一 n 型電晶體。
- 6. 根據申請專利範圍第 4 項之積體記憶電路·其中每一可交換聲接元件均包括並聯之 P 型電晶體與 n 型電晶體。
- 7. 根據申請專利範國第 5 項之積體記憶電路,其中從一奇數欄至一欄號增加之偶數欄各n 型電晶體之控制電極均適於接收第一控制信號及自一偶數碼至一欄號增加之奇

經濟都中央標準局印製


A7 B7 C7

#### 六、中游專利範围


數欄之第二控制個號。

- 8. 根據申請專利範圍第 6 項之積體記憶電路,其中每一可交換壓接元件中 P 型電晶體之控制電極均適於接收一設取信號,奇數與偶數欄中每一可交換壓接元件內 n 型電晶體之控制電極均分別適於接收第一與第二番寫儲號。
- 9. 根據申請專利範圍第7項之積體記憶電路,其中各奇數 與偶數欄中之感測放大電路均適於分別接收第一與第二 控制信號或第二與第一控制信號。
- 10. 根據申請專利第 9 項之積體記憶電路,其中之每一感測放大電路均可藉 n 型電晶體打開或關掉,其中與後者之 n 型電晶體並聯有額外之 n 型電晶體,其控制電極適於接收第一或第二控制信號。
- 11. 根據申請專利範圍第 5 、 6 、 7 、 8 或 10 項之積體配億電路,其中 n 型電晶體可為 n 波道楊效電晶體或變極 npn 電晶體,而 P 型電晶體則可為 P 波道揚效電晶體或變極 pap 電晶體。
- 12.一種預體電路,包括一處理器、一賓料羅流排及一記憶電路,該處理器經由資料羅流排連接至如請求專利範圍第1項記憶電路之並列輸入與輸出。


經濟部中央機準局即於



1:III-PHN 12659



162395



3-III-PHN 12659

>359

PHN 12.659

12 1

24.07.1989

#### ABSTRACT:

Integrated memory circuit comprising a parallel and serial input and output.

An integrated memory circuit in which memory cells are arranged in rows and columns, each column comprising a separate sense amplifier. Via additional transistors the memory columns can be coupled to neighbouring memory columns and the gain of the sense amplifiers in the even and the odd columns is adjustable. Consequently, information can also be serially shifted from one column to another, so that the information can be written and read not only in parallel but also serially.

 $(\ddot{\phantom{a}})$ 

()

PHN 12.659

10-

24.07.1989

Integrated memory circuit comprising a parallel and serial input and output.

The invention relates to an integrated memory circuit, comprising a matrix in which each column comprises its own sense amplifier circuit for forming an externally presentable output signal on a respective sense amplifier circuit output.

A circuit of the kind set forth is known from United States Patent Specification 3,930,239.

Said patent specification describes an integrated memory circuit in which the use of an additional shift register enables fast serial writing and reading of data in the memory. Such a memory circuit has the drawback that a large chip surface area is required for the additional on-chip shift register.

It is inter alia an object of the invention to provide an integrated memory circuit in which data can be quickly written or read, serially or in parallel at option, in or from the memory, but which does not require an additional shift register, allowing the chip surface area of the integrated memory circuit to remain small.

To achieve this, an integrated memory circuit in accordance with the invention is characterized in that each sense amplifier circuit has a latch function, and that there are provided selection means for selecting a number of sense amplifier circuits, each of which forms part of a respective pair of sense amplifier circuits, there also being provided transfer means for directly replacing information of one sense amplifier circuit within the relevant pair by information of the other sense amplifier circuit within the relevant pair, the information of said one sense amplifier circuit thus being destroyed. Said transfer means enable information to or from a memory cell to be applied directly to or transferred directly from an adjacent column. Information can be transported from one column to another so that the information is available in any desired column. Moreover, information can at option be written in or read from the memory in parallel. The memory of the integrated circuit can then be programmed

serially, via only one input terminal connected to the chip, by way of

PHN 12.659

2

24.07.1989

externally supplied data. Subsequently, for example an on-chip microprocessor of the integrated circuit can read the data (for example, instructions which may consist of several bits) from the memory in parallel.

An integrated memory circuit in accordance with the invention offers the advantage that the sense amplifier circuits and the additional switching elements required can be used as a shift register, so that the sense amplifiers have a dual function. The additional switching elements need substantially less chip surface area than the shift register used in the cited reference, so that the total surface area of the integrated memory circuit is smaller.

An embodiment of an integrated memory circuit in accordance with the invention is characterized in that, the one and the other sense amplifier circuit within the pair are directly adjacent, the gain of the one sense amplifier circuit being higher than or equal to the gain of the other sense amplifier circuit under the influence of a control signal. The direction of information transfer from an nth column to an (n+1)th column, or vice versa from the (n+1)th column to the nth column, depends on the respective gains of the sense amplifier circuits in the relevant columns. The information transfer takes place from the column in which the sense amplifier circuit has a higher gain to the column in which the sense amplifier circuit has a lower gain, so that the direction of information transfer is defined. Because the sense amplifier circuits within a pair are directly adjacent, only little chip surface area will be required for the connections between the sense amplifier circuits.

A preferred embodiment of an integrated memory circuit in accordance with the invention is characterized in that the sense amplifier circuits comprise combined inputs and outputs. As a result, a typical flip-flop figuration is obtained where a flip-flop in a column has a master function and a flip-flop in a neighbouring column has a slave function. Without using additional switching means, it is thus possible to write information serially into the memory cells in addition to the serial reading of information from the memory cells.

The invention also relates to an integrated circuit, comprising a processor, a data bus and a memory circuit, the processor being connected, via the data bus, to parallel inputs and outputs of the

PHN 12.659

3

24,07.1989

memory circuit in accordance with the invention. Thus, any programming of the processor (having, for example an instruction word width of 32 bits) requires only a single connection pin of the integrated circuit (contrary to the 32 connection pins required for parallel programming), resulting in a compact casing for the integrated circuit.

The invention will be described in detail hereinafter with reference to the drawing; therein:

Fig. 1 shows a memory circuit in accordance with the invention,

Fig. 2 is a detailed representation of a preferred embodiment of a part of the memory circuit shown in Fig. 1, and Fig. 3 is a detailed representation of a preferred

embodiment of another part of the memory circuit shown in Fig. 1.

Fig. 1 shows a part of a memory circuit in accordance 15 with the invention. The memory circuit comprises:

- a matrix of memory cells  $M_{i,j}$  which are arranged in m rows and n columns, m and n being the number of rows and the number of columns, respectively, which memory cells  $M_{i,j}$  in a column j (in this example j is even) are interconnected via two bit lines (BIT<sub>j</sub> and
- 20  $\overline{\text{BIT}}_{j}$ ), all memory cells in the same row i receiving a row selection signal  $WL_{i}$ ,
  - in each column j a sense amplifier circuit  $A_j$  comprising combined inputs and outputs, all sense amplifier circuits  $A_j$  receiving a common control signal via an amplifier control line SA, the sense amplifier
- 25 circuits in the odd columns and the even columns also receiving a control signal via a first selection line FODD and a second selection line FEVEN, respectively.
  - for each column j switchable cascode elements  $SL_j$  and  $SR_j$ , respectively, which couple the combined inputs and outputs of the sense
- amplifier circuit  $A_j$ , being connected to a data line  $D_j$  and  $\overline{D}_j$ , respectively, in a column j to the bit line  $BIT_j$  and  $BIT_j$ , respectively, which elements  $SL_j$  and  $SR_j$  are connected in all columns j to a common read control line  $\overline{READ}$  and, in the odd  $(1, \ldots, j-1, j+1, \ldots)$  and even  $(2, \ldots, j-1, j+1, \ldots)$
- 35 ..., j, j+2, ...) columns, are also connected to a first write line WRODD and a second write line WREVEN, respectively,
  - switching elements L and R which are capable of connecting, for two

( )

PHN 12.659

4

24.07.1989

neighbouring columns j and j+1, the data line  $D_j$  to  $D_{j+1}$  and  $D_j$  to  $D_{j+1}$ , the elements  $L_j$  and  $R_j$  connecting the column j to the adjacent column j+1 by supplying a control signal on the second selection line FEVEN, elements  $L_{j-1}$  and  $R_{j-1}$  connecting an odd column j-1 to an even column j by way of a control signal on the first selection line FODD.

Hereinafter, signals which must be logic low or logic high will be referred to as "low" and "high", respectively.

The operation of the part of the memory circuit shown in 10 Fig. 1 will be described successively for the reading of information from and the writing of information into the memory cells M<sub>i,j</sub>.

In order to read information from a row of memory cells

Mi,j, the following control signals assume the following logic levels:
the control signal on the word line WL; becomes "high" so that all

15 memory cells Mi,j in the row i are selected. As a result, logic
signals appear on all bit lines BIT and BIT. The control
signal on the read control line READ subsequently becomes
"low", so that the cascode elements SLj-1, SRj-1, SLj, SRj,
SLj+1, SRj+1 etc. in all columns 1, 2, ..., j, ..., n connect the

20 bit lines BIT; and BIT; to the sense amplifier circuit
A; and the data lines D; and D; respectively. When
subsequently a "high" control signal appears on the amplifier control

subsequently a "high" control signal appears on the amplifier control line SA, each sense amplifier circuit A; takes over the information presented on the bit lines BIT; and BIT; and the data lines D; and D; amplifies these signals and retains them for

25 lines  $D_j$  and  $\overline{D}_j$ , amplifies these signals and retains them for the time being.

The information available on the outputs of each sense amplifier circuit A<sub>j</sub> and the data lines D<sub>j</sub> and D<sub>j</sub> can subsequently be transferred in parallel to other circuits which are not shown in the drawing, for example to an on-chip micro-processor.

However, it is also possible to transfer the information present on the outputs of each sense amplifier circuit A<sub>j</sub> after the reading of a row i of memory cells M<sub>i,j</sub> serially instead of in parallel to circuits (not shown) in the integrated memory circuit, for example a micro-

35 processor. The serial presentation of information in accordance with the invention is realised as follows: the data lines  $D_j$  and  $\overline{D}_j$  in a column j are connected, via switching elements  $L_j$  and  $R_j$ , to the

5

24.07.1989

data lines  $D_{j+1}$  and  $D_{j+1}$  in a directly adjacent column j+1. The drawing shows that switching elements  $\mathbf{L}_{\mathbf{j}+1}$  and  $\mathbf{R}_{\mathbf{j}+1}$  connect the data lines  $D_{j-1}$  and  $\overline{D}_{j-1}$ , respectively, in the column j-1 to the data lines  $D_j$  and  $\overline{D}_j$ , respectively, in the column j, and 5 that switching elements  $L_j$  and  $R_j$  connect the data lines  $D_j$  and  $D_j$ , respectively, in the column j to the data lines  $D_{j+1}$  and  $\overline{D}_{j+1}$ , respectively, in the column j+1. When the switching elements  $L_{j-1}$  and  $R_{j-1}$ ,  $L_{j+1}$  and  $R_{j+1}$  etc. are selected by a "high" selection signal on the line FODD, while the switching elements 10  $L_j$  and  $R_j$ ,  $L_{j+2}$  and  $R_{j+2}$  (not shown in the drawing) etc. are not selected because of a "low" signal on the line FEVEN, information can flow from the column j-1 to the column j or vice versa from the column j to the column j-1. Similarly, information can flow from the column j+1 to the column j+2 or vice versa from the column j+2 to the column j+1, 15 etc. The direction of information transfer, from a column j to a column j+1 or vice versa from a column j to a column j-1, depends on the gains of the sense amplifier circuits Aj-1, Aj, Aj+1, Aj+2 in the relevant columns j-1, j, j+1, j+2. The control signal on the amplifier control line SA is "high" during the serial transfer, so that a sense 20 amplifier circuit receiving information from a neighbouring sense amplifier circuit can take over and retain this information. The information transfer takes place from a column with a sense amplifier circuit of higher gain to a column comprising a sense amplifier circuit of lower gain, the information in the latter column being lost because 25 the information originally present therein is replaced by new information from the adjacent column in which the gain of the sense amplifier circuit is higher.

The required discrimination between the gains of the sense amplifier circuits is also realised by means of the signals on the selection lines FODD and FEVEN. In the presence of a selection signal on the line FODD and absence of a selection signal on the line FEVEN, the gain of, for example the sense amplifier circuit  $A_{j-1}$  is higher than the gain of the sense amplifier circuit  $A_j$ . Because in Fig. 1 the sense amplifier circuits  $A_{j-1}$ ,  $A_{j+1}$ , etc. and the switching elements  $A_{j-1}$  and  $A_{j-1}$ ,  $A_{j+1}$ , etc. all receive a control signal via the line FODD, and the sense amplifier circuits  $A_j$ ,  $A_{j+2}$  etc. and the switching elements  $A_j$ ,  $A_{j+2}$  etc. and the switching elements  $A_j$ ,  $A_{j+2}$  etc.

6

24.07.1989

receive a control signal via the line FEVEN, the information transfer takes place from the column j to a column j+1. When the drive of the sense amplifier circuits  $A_i$  and  $A_{i-1}$  is reversed (replacing each drive via the lines FODD and FEVEN by a drive via the line FEVEN and 5 FODD, respectively) and the drive for the switching elements  $\mathbf{L}_{ij}$  and  $R_i$  remains the same, or when the drive of the switching elements  $L_i$ ,  $R_j$  and  $L_{j-1}$ ,  $R_{j-1}$  is reversed and the drive of the sense amplifier circuits A; remains the same, the latter direction of information transfer is reversed and information is transferred from a column j to a 10 column j-1. However, addition of simple multiplex circuits and a control signal to be applied thereto enable the information transfer to take place as desired from the column j to the column j+1 or from the column j to the column j-1. The additional control signal makes the multiplexer circuits connect the sense amplifier circuits  $\lambda_i$ ,  $\lambda_{i+2}$  etc. to 15 either the line FODD or the line FEVEN, and the sense amplifier circuits  $A_{i-1}$  and  $A_{i+1}$  to either the line FEVEN or the line FODD. In the former case, the information transfer takes place from right to left and in the second case from left to right. For the sake of simplicity, hereinafter a signal on a line will be denoted by the symbol of the 20 relevant line.

For serial transfer of information to circuits (not shown) in the integrated memory circuit, control signals FODD and FEVEN assume the following levels, viewed in time: control signal SA is "high", control signal FODD is "high" and control signal FEVEN is "low", so that 25 information transfer takes place from the column j-1 to the column j, from the column j+1 to the column j+2 etc. Subsequently, the control signal FODD becomes "low" and the control signal FEVEN becomes "high", so that information transfer takes place from the column j to the column j+1, from the column j+2 to the column j+3 etc. The control signal FODD 30 becomes "high" again and the control signal FEVEN becomes "low" again, so that a data transfer takes place to a next column, etc. The control signals FODD and FEVEN alternately become "high" and "low" until all desired information has been transferred to circuits (not shown) in the integrated memory circuit. The described sequence of control signals 35 FODD and FEVEN ensures the presentation of the memory information in the odd columns j-1, j+1, etc., via the last column n in the memory circuit,

to circuits (not shown) in the integrated memory circuit. Using a

7

24.07.1989

sequence of control signals FODD and FEVEN which is similar to the one described above, be it with an initial value of FODD and FEVEN which, after the memory information has become available on all combined inputs and outputs of the sense amplifier circuits A<sub>j</sub>, is "low" and "high", sespectively, the information is presented from the even columns j, j+2, etc. to circuits (not shown) in the integrated memory circuits. The serial reading of a full row of memory cells M<sub>i,j</sub> should, therefore, take place in two steps, i.e. serial reading of the odd columns j-1, j+1 etc., followed by the reading of the even columns j, j+2 etc., or the reading of the even columns, followed by the odd columns of the memory circuit.

The writing of information in a row i of memory cells Mi. i can also be realised in two different ways as already described for the reading of information from the memory cells, i.e. in parallel 15 or serially. In the case of parallel presentation of information on the data lines D; and D;, this information is taken over and retained in the presence of a "high" control signal SA. Subsequently, in the presence of "high" signals WRODD, WREVEN and WL; this information is stored in the memory cells Mi, in the row i. Alternatively, 20 information can be stored in the memory cells  $M_{i,j}$  by means of other drivers (not shown in Fig. 1) coupled to the data lines  $D_{i-1}$  and  $D_{j-1}$ ,  $D_{j}$  and  $\overline{D}_{j}$ ,  $D_{j+1}$  and  $\overline{D}_{j+1}$  etc. instead of by means of sense amplifier circuits  $A_{j-1}$ ,  $A_{j}$ ,  $A_{j+1}$  etc. In the present example the serial writing of information in a row of memory 25 cells is performed as follows: information is presented to the data lines D<sub>1</sub> and D<sub>1</sub> of the first column 1 in the memory circuit: The control signal SA is "high". Subsequently, the control signal FODD becomes "high" and the control signal FEVEN remains "low". Consequently, the sense amplifier circuit  $A_2$  in the adjacent second column 2 takes 30 over this information. Subsequently, the control signal FEVEN becomes "high" and FODD becomes "low", so that this information is taken over by the sense amplifier circuit  $A_3$  in the third column 3. Subsequently, new information is presented to the data lines D  $_1$  and  $\overline{\mathrm{D}}_1$  of the first memory column 1, after which the control signal FODD becomes 35 "high" and FEVEN becomes "low" again etc. Thus, information is serially shifted from the column j to the column j+1. Like in the preceding description of the serial reading of memory cells, the serial writing of

8

24.07.1989

information in a row of memory cells must also take place in two steps.

During the first step, writing takes place, for example in the ith row in the memory cells in the odd columns and in a second step in the memory cells in the even columns or vice versa. Using the control signals WRODD and WREVEN, driving the cascode elements SL and SR, the information shifted to the sense amplifier circuits during the first and the second step, respectively, can be written in the memory cells of the odd and the even columns, respectively, or of the even and the odd columns, respectively.

10 Fig. 2 is a detailed representation of a preferred embodiment of a part of the memory circuit shown in Fig. 1, that is to say a preferred embodiment of the switching elements  $L_{i-1}$  and  $R_{i-1}$ ,  $L_i$  and  $R_i$  etc. and the sense amplifier circuits  $A_{i-1}$ ,  $A_i$ ,  $A_{i+1}$ etc. The switching elements  $L_{j-1}$  and  $R_{j-1}$ ,  $L_{j}$  and  $R_{j}$  etc. each 15 comprise an n-type transistor N5 and N6 and each sense amplifier circuit A comprises four n-type transistors N1, N2, N3 and N4, and two p-type transistors P1 and P2. The sources of the transistors N1 and N2 are connected to one another and to the drains of the transistors N3 and N4. The drains of the transistors N1 and P1 and of the transistors N2 20 and P2 are connected to one another, to the gates of the transistors N2 and P2 and N1 and P1, respectively, and to the data line D and D, respectively. The sources of the transistors P1 and P2 and of the transistors N3 and N4 are coupled to power supply terminals V2 and V1, respectively. The gate of the transistor N3 and of the transistor N4 in 25 the column j receives a control signal SA and a control signal FEVEN, respectively.

The circuit shown in Fig. 2 operates as follows: in the case of a "high" control signal FEVEN, a "low" control signal FODD and a "high" control signal SA, the transistors N3 and N4 are both turned on and a comparatively large current flows to the first power supply terminal V1. Consequently, the gain of the sense amplifier circuit A<sub>j</sub> exceeds that of the sense amplifier circuit A<sub>j+1</sub> which is driven only by the control signal SA and not by the control signal FODD so that, as has already been mentioned in the description of the operation of the circuit shown in Fig. 1, information is transferred from the column j to the neighbouring column j+1.

Fig. 3 is a detailed representation of a preferred

9

24.07.1989

embodiment of the cascode elements  $SL_j$  and  $SR_j$ ,  $SL_{j+1}$  and  $SR_{j+1}$  etc. shown in Fig. 1. Each of the cascode elements SL and SR comprises a parallel connection of an n-type transistor N7 and N8, respectively, and a p-type transistor P3 and P4, respectively. The gates of the

- 5 transistors N7 and N8 in the even (2, 4, 6, ...) memory columns and the odd (1, 3, 5, ...) memory columns are coupled to control signals WREVEN and WRODD, respectively. The gates of the transistors P3 and P4 in the cascode elements SL and SR in each memory column are controlled by the control signal READ.
- The circuit shown in Fig. 3 operates as follows: the functions of the cascode elements SL and SR have already been described with reference to Fig. 1, so that only the functions of the n-type and p-type transistors will be elucidated. In the case of a "low" control signal READ, the transistors P3 and P4 in all cascode
- elements SL and SR in the memory circuit are turned on, so that in each column j the bit line BIT<sub>j</sub> is connected to the data line  $D_j$  and the bit line  $\overline{BIT}_j$  is connected to the data line  $\overline{D}_j$ . The use of p-type transistors instead of n-type transistors for the transistors P3 and P4 is to be preferred, because the voltages on the
- of the control voltage READ plus the threshold voltage

  V<sub>THP</sub> of a p-type transistor when information is read from a memory cell M<sub>i,j</sub> (this sum is approximately equal to 1 V in the case of a supply voltage of, for example 5 V), so that no voltage loss occurs
- 25 across the transistors P3 and P4. For the transistors N7 and N8 preferably n-type transistors are used, because the transistors which connect the memory cells M<sub>i,j</sub> to the bit lines BIT<sub>j</sub> and BIT<sub>j</sub> (not shown in the Figure) are usually also n-type transistors, so that in the case of a write operation in the memory
- 30 cells M<sub>i,j</sub> via the bit lines BIT<sub>j</sub> and BIT<sub>j</sub> no threshold voltage loss occurs for a "low" level.

سوپنر...

į .

### 第78/10052 號專利申請案 英文申請專利範圍修正本(79年3月)


Chinese Patent Application No. 78110052
Amended Claims (March 1990)

- 1. An integrated memory circuit, comprising a matrix in which each column comprises its own sense amplifier circuit for forming an externally presentable output signal on a respective sense amplifier circuit output, characterized in that each sense amplifier circuit has a latch function and that there are provided selection means for selecting a number of sense amplifier circuits, each of which forms part of a respective pair of sense amplifier circuits, there also being provided transfer means for directly replacing information of one sense amplifier circuit within the relevant pair by information of the other sense amplifier circuit within the relevant pair, the information of said one sense amplifier circuit thus being destroyed.
- An integrated memory circuit as claimed in Claim 1, wherein, the one and the other sense amplifier circuit within the pair are directly adjacent, the gain of the one sense
   amplifier circuit being higher than or equal to the gain of the other sense amplifier circuit under the influence of a control signal.
  - 3. An integrated memory circuit as claimed in Claim 2, wherein the sense amplifier circuits comprise combined inputs and outputs.
- 20 4. An integrated memory circuit as claimed in Claim 3, wherein each input of a sense amplifier circuit in a column is connected to a bit line in the relevant column via a separately switchable cascode element which is suitable for the reception of two different control signals.
- 25 5. An integrated memory circuit as claimed in Claim 3, wherein each switchable series element comprises an ntype transistor.
- 6. An integrated memory circuit as claimed in Claim 4, wherein each switchable cascode element comprises a 30 parallel connection of a p-type transistor and an n-type transistor.
- 7. An integrated memory circuit as claimed in Claim 5, wherein control electrodes of the n-type transistors, from


**(** )


an odd to an even column bearing an increasing column number, are suitable for the reception of a first control signal and, from an even to an odd column bearing an increasing column number, suitable for the reception of a second control signal.

- 5 8. An integrated memory circuit as claimed in Claim 5, wherein the control electrode of the p-type transistor in each switchable cascode element is suitable for the reception of a read signal, the control electrode of the n-type transistor in each switchable cascode element in an odd and an even column being suitable 10 for the reception of a first and a second write signal, respectively.
  - 9. An integrated memory circuit as claimed in Claim 7, wherein the sense amplifier circuit in an odd and an even column is suitable for the reception of the first and the second control signal, respectively, or the second and the first control signal,
- 15 respectively.
- 10. An integrated memory circuit as claimed in Claim 9, in which each sense amplifier circuit can be switched on or off by means of an n-type transistor, wherein parallel to the latter n-type transistor there is connected an additional n-type transistor whose control electrode is suitable for the reception of the first or the second control signal.
  - 11. An integrated memory circuit as claimed in Claim 5, 6, 7, 8 or 10, wherein an n-type transistor is either an n-channel field effect transistor or a bipolar npn transistor, a p-type transistor being either a p-channel field effect transistor or a bipolar pnp transistor.
  - 12. An integrated circuit, comprising a processor, a data bus and a memory circuit, the processor being connected, via the data bus, to parallel inputs and outputs of the memory circuit as claimed in 30 Claim 1.
    - 13. An integrated circuit as claimed in Claim 12, wherein a serial input/output of the memory circuit is connected to a connection pin of the integrated circuit.



1-TIT- PHN 1765Q
PAGE 35/37 \* RCVD AT 12/6/2004 1:34:31 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:202 293 6229 \* DURATION (mm-ss):12-16





PAGE 37/37 \* RCVD AT 12/6/2004 1:34:31 PM [Eastern Standard Time] \* SVR:USPTO-EFXRF-1/0 \* DNIS:8729306 \* CSID:202 293 6229 \* DURATION (mm-ss):12-16